Low power clock-gated CMOS circuits
With the development of IC design, power consumption of the circuit is always being an important aspect in the digital CMOS circuits. In this project, the main point of the clock-gated CMOS circuit is the low power consumption. What’s more, analysis about the speed, power dissipation and size of tra...
Saved in:
主要作者: | |
---|---|
其他作者: | |
格式: | Final Year Project |
語言: | English |
出版: |
2013
|
主題: | |
在線閱讀: | http://hdl.handle.net/10356/54372 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
機構: | Nanyang Technological University |
語言: | English |