Low power clock-gated CMOS circuits
With the development of IC design, power consumption of the circuit is always being an important aspect in the digital CMOS circuits. In this project, the main point of the clock-gated CMOS circuit is the low power consumption. What’s more, analysis about the speed, power dissipation and size of tra...
Saved in:
Main Author: | Liu, Youyang. |
---|---|
Other Authors: | Lau Kim Teen |
Format: | Final Year Project |
Language: | English |
Published: |
2013
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/54372 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Low voltage low power CMOS circuits for IoT applications
by: Liu, Yue
Published: (2019) -
Low power CMOS clocked storage elements
by: Lakshman,Srivibhav
Published: (2020) -
16-bit low-power CMOS multiplier IC design
by: Wang, Jun
Published: (2022) -
CMOS building blocks for 10+Gb/s clock data recovery circuit
by: Liu, Haiqi
Published: (2010) -
Ultra-low power CMOS circuits
by: Tan, Jian An.
Published: (2013)