Ultra-low power CMOS circuits

• Main Author: Tan, Jian An.
• Other Authors: Lau Kim Teen
• Format: Final Year Project
• Language: English
• Published: 2013
• Subjects: DRNTU::Engineering::Electrical and electronic engineering
• Online Access: http://hdl.handle.net/10356/54467
• Institution: Nanyang Technological University

Technology being ever-changing holds large demand for ultra-low power circuits. Transistors operating in the sub-threshold regions have recently showed large potential for ultra-low power purposes. Having a large variety of circuits/techniques available for sub-threshold operation, many were examined during the course of the project. However, in order to attain ULP consumption, circuit performance was one of the greatest trade-offs incurred when voltage scaling was performed. Besides, transistor sizing also holds a crucial role during circuit design. Investigation of ultra-low power design considerations and techniques were performed via simulations in Cadence software utilizing the Global Foundries 65nm process. This in time led to the development of an application that could prove useful in bidirectional counters.