Low power 32-bit full adders in 65nm CMOS technology
The exponential growth in laptops, mobiles and other portable electronic systems has intensified the research in low-power consumption and hence energy-efficient has become one of the important parameter for portable electronic products. In energyconstrained systems, low power design is required for...
Saved in:
Main Author: | Kumar, Praveen. |
---|---|
Other Authors: | Lau Kim Teen |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2014
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/55307 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Design of ultra low power 1-bit full adder cell for logic devices
by: Kumar, Abhishek
Published: (2019) -
Ultra-low power 8-bit CMOS adder design based on approximate arithmetic
by: Hu, Zhengyu
Published: (2019) -
A full-custom IC design flow low power design using 16-bit full adder
by: Lim, Valerie Ying Fang.
Published: (2012) -
Design of a low power 60GHz OOK receiver in 65nm CMOS technology
by: Lu, Zhenghao, et al.
Published: (2013) -
Ultra low-power full-adder for biomedical applications
by: Chew, Eng Sue, et al.
Published: (2010)