A low-offset low-quiescent nanometer CMOS power amplifier for portable applications
With the increasing demand for the portable devices, the performance of each component in the portable devices becomes more and more critical. Since headphone amplifier is one of the most important components of the portable headphone, a lot of works have been done on the design of the headphone amp...
Saved in:
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | Final Year Project |
| Language: | English |
| Published: |
2014
|
| Subjects: | |
| Online Access: | http://hdl.handle.net/10356/61061 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Institution: | Nanyang Technological University |
| Language: | English |
| Summary: | With the increasing demand for the portable devices, the performance of each component in the portable devices becomes more and more critical. Since headphone amplifier is one of the most important components of the portable headphone, a lot of works have been done on the design of the headphone amplifier. Quiescent power and distortion are the most significant parameters which describe the performance of the headphone amplifier. Due to its high efficiency and low quiescent power performance, class G amplifier is one of the most common headphone amplifiers. However, the linearity and the overall distortion of the class G amplifier will not be quite good due to its switching structure.
Compared to the class G amplifier, a class AB amplifier can be much easier to achieve a good performance on the linearity and overall distortion. In addition, the quiescent power can also be very small by applying some low voltage techniques. In this report, a class AB amplifier with dual supplies ±0.85V and ±0.65V was designed to lower the quiescent power. The performance of low distortion, low quiescent power and good linearity are based on a new push pull stage. The push pull technique can guarantee a stable and linear output and keep the quiescent power at a low level. Another low offset technique called offset current compensation stage is applied in this circuit in order to reduce the input offset voltage of the power amplifier. The simulation results of the overall circuit have shown that the open-loop gain is about 78dB and phase margin is about 48º. The total harmonic distortion of the circuit can attain 98dB, whilst the input offset voltage is as low as 801µV at the quiescent power of only 0.3mW. |
|---|