Embedded control of an inverter

This final year project was part of the Integrated Chemical and Electrical System Operation (ICESO) research development, headed by the Cambridge Centre for Carbon Reduction in Chemical Technology (C4T). The objective of this project was to develop a real-time Field-Programmable Gate Array (FPGA) al...

Full description

Saved in:
Bibliographic Details
Main Author: Pua, Colin
Other Authors: Ling Keck Voon
Format: Final Year Project
Language:English
Published: 2014
Subjects:
Online Access:http://hdl.handle.net/10356/61323
Tags: Add Tag
No Tags, Be the first to tag this record!
Institution: Nanyang Technological University
Language: English
id sg-ntu-dr.10356-61323
record_format dspace
spelling sg-ntu-dr.10356-613232023-07-07T15:52:29Z Embedded control of an inverter Pua, Colin Ling Keck Voon School of Electrical and Electronic Engineering DRNTU::Engineering This final year project was part of the Integrated Chemical and Electrical System Operation (ICESO) research development, headed by the Cambridge Centre for Carbon Reduction in Chemical Technology (C4T). The objective of this project was to develop a real-time Field-Programmable Gate Array (FPGA) algorithm for a controller board, which was capable of controlling a power inverter for electrical conversion operation. Making use of National Instruments‟ General Purpose Inverter Controller, this single-board RIO was armed with a FPGA Chip to utilize advantages such as true parallel processing. LabVIEW was chosen as the programming environment for its reliability and usability with the FPGA technology. This project required 2 parts of program codes; one in FPGA and another in Host Computer. In the FPGA algorithm, the program reads a 3-phase input voltages and converted this information for Sine-Triangle PWM Generation. Subsequently, these PWM signals were used as control signals to drive the inverter. At the same time, a Host Computer program was used to control the FPGA algorithm, perform signal analysis and display waveforms. One of the challenges faced was the data losses in some Direct Memory Access (DMA) First-In-First-Outs (FIFOs), which acted as data transfers between FPGA and Host Computer. Rectification was made to enhance the program codes. In addition, future similar projects could benefit from the recommendations and suggestions made. Bachelor of Engineering 2014-06-09T04:26:02Z 2014-06-09T04:26:02Z 2014 2014 Final Year Project (FYP) http://hdl.handle.net/10356/61323 en Nanyang Technological University 76 p. application/pdf
institution Nanyang Technological University
building NTU Library
continent Asia
country Singapore
Singapore
content_provider NTU Library
collection DR-NTU
language English
topic DRNTU::Engineering
spellingShingle DRNTU::Engineering
Pua, Colin
Embedded control of an inverter
description This final year project was part of the Integrated Chemical and Electrical System Operation (ICESO) research development, headed by the Cambridge Centre for Carbon Reduction in Chemical Technology (C4T). The objective of this project was to develop a real-time Field-Programmable Gate Array (FPGA) algorithm for a controller board, which was capable of controlling a power inverter for electrical conversion operation. Making use of National Instruments‟ General Purpose Inverter Controller, this single-board RIO was armed with a FPGA Chip to utilize advantages such as true parallel processing. LabVIEW was chosen as the programming environment for its reliability and usability with the FPGA technology. This project required 2 parts of program codes; one in FPGA and another in Host Computer. In the FPGA algorithm, the program reads a 3-phase input voltages and converted this information for Sine-Triangle PWM Generation. Subsequently, these PWM signals were used as control signals to drive the inverter. At the same time, a Host Computer program was used to control the FPGA algorithm, perform signal analysis and display waveforms. One of the challenges faced was the data losses in some Direct Memory Access (DMA) First-In-First-Outs (FIFOs), which acted as data transfers between FPGA and Host Computer. Rectification was made to enhance the program codes. In addition, future similar projects could benefit from the recommendations and suggestions made.
author2 Ling Keck Voon
author_facet Ling Keck Voon
Pua, Colin
format Final Year Project
author Pua, Colin
author_sort Pua, Colin
title Embedded control of an inverter
title_short Embedded control of an inverter
title_full Embedded control of an inverter
title_fullStr Embedded control of an inverter
title_full_unstemmed Embedded control of an inverter
title_sort embedded control of an inverter
publishDate 2014
url http://hdl.handle.net/10356/61323
_version_ 1772825969216716800