Dual-modulus prescalars design for RFIC

This project focused on the design and simulation of dual-modulus prescalars for 4 GHz to 12 GHz low power radar system applications using TSMC 65nm technology. Different topologies of True Single-Phase Clock (TSPC) prescalars and Current Mode Logic (CML) prescalars were investigated. The operati...

Full description

Saved in:
Bibliographic Details
Main Author: Wang, Peng
Other Authors: Boon Chirn Chye
Format: Final Year Project
Language:English
Published: 2014
Subjects:
Online Access:http://hdl.handle.net/10356/61332
Tags: Add Tag
No Tags, Be the first to tag this record!
Institution: Nanyang Technological University
Language: English
id sg-ntu-dr.10356-61332
record_format dspace
spelling sg-ntu-dr.10356-613322023-07-07T16:25:36Z Dual-modulus prescalars design for RFIC Wang, Peng Boon Chirn Chye School of Electrical and Electronic Engineering DRNTU::Engineering::Electrical and electronic engineering This project focused on the design and simulation of dual-modulus prescalars for 4 GHz to 12 GHz low power radar system applications using TSMC 65nm technology. Different topologies of True Single-Phase Clock (TSPC) prescalars and Current Mode Logic (CML) prescalars were investigated. The operating frequency of these prescalars was mainly ranging from 6 GHz to 10 GHz. The power consumption of TSPC prescalars was approximately 0.1 mW with 1 V supply voltage, while the power consumption of CML prescalars was approximately 1.5 mW with 1 V supply voltage. Bachelor of Engineering 2014-06-09T04:59:23Z 2014-06-09T04:59:23Z 2014 2014 Final Year Project (FYP) http://hdl.handle.net/10356/61332 en Nanyang Technological University 59 p. application/pdf
institution Nanyang Technological University
building NTU Library
continent Asia
country Singapore
Singapore
content_provider NTU Library
collection DR-NTU
language English
topic DRNTU::Engineering::Electrical and electronic engineering
spellingShingle DRNTU::Engineering::Electrical and electronic engineering
Wang, Peng
Dual-modulus prescalars design for RFIC
description This project focused on the design and simulation of dual-modulus prescalars for 4 GHz to 12 GHz low power radar system applications using TSMC 65nm technology. Different topologies of True Single-Phase Clock (TSPC) prescalars and Current Mode Logic (CML) prescalars were investigated. The operating frequency of these prescalars was mainly ranging from 6 GHz to 10 GHz. The power consumption of TSPC prescalars was approximately 0.1 mW with 1 V supply voltage, while the power consumption of CML prescalars was approximately 1.5 mW with 1 V supply voltage.
author2 Boon Chirn Chye
author_facet Boon Chirn Chye
Wang, Peng
format Final Year Project
author Wang, Peng
author_sort Wang, Peng
title Dual-modulus prescalars design for RFIC
title_short Dual-modulus prescalars design for RFIC
title_full Dual-modulus prescalars design for RFIC
title_fullStr Dual-modulus prescalars design for RFIC
title_full_unstemmed Dual-modulus prescalars design for RFIC
title_sort dual-modulus prescalars design for rfic
publishDate 2014
url http://hdl.handle.net/10356/61332
_version_ 1772827567222423552