High-Speed ADC

• Main Author: Lu, Qian Qian
• Other Authors: Chang, Joseph Sylvester
• Format: Final Year Project
• Language: English
• Published: 2015
• Subjects: DRNTU::Engineering::Electrical and electronic engineering
• Online Access: http://hdl.handle.net/10356/63831
• Institution: Nanyang Technological University

As an interface of analog and digital domain, high-speed ADC with moderate-to-high resolution and low power consumption is expected in many applications. In this final year project, a fully differential SAR ADC is designed and implemented in Global Foundries 65nm CMOS process. It consists of a dynamic comparator with offset calibration, binary-weighted capacitive array with attenuation capacitor and SAR control logic circuit. The simulation results show that with sampling frequency 166MHz, this ADC can achieve a SNDR of 47.27dB and ENOB of 7.56bits at 82.1MHz input frequency and SNDR of 49.50dB and ENOB of 7.93bits at 3.9MHz input frequency. The peak-to-peak voltage of differential input signal is 0.6V with common mode voltage 900mV. The ADC consumes 2.3mW at 1.2V supply voltage. It achieves an FOM of 54.75fJ/conversion-step.