High-Speed ADC
As an interface of analog and digital domain, high-speed ADC with moderate-to-high resolution and low power consumption is expected in many applications. In this final year project, a fully differential SAR ADC is designed and implemented in Global Foundries 65nm CMOS process. It consists of a dynam...
Saved in:
Main Author: | Lu, Qian Qian |
---|---|
Other Authors: | Chang, Joseph Sylvester |
Format: | Final Year Project |
Language: | English |
Published: |
2015
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/63831 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
High-speed CMOS time-domain ADC design
by: Chen, Qian
Published: (2023) -
High speed ADC
by: Lin, Esmond Chengyuan
Published: (2017) -
Evaluation program for high speed ADC
by: Lu, Yu Wen.
Published: (2010) -
High-speed CMOS pipelined subranging ADC
by: Fan, Xianping
Published: (2010) -
Interface design of high speed ADC based on FPGA
by: Li, Ziyi
Published: (2023)