High-Speed ADC
As an interface of analog and digital domain, high-speed ADC with moderate-to-high resolution and low power consumption is expected in many applications. In this final year project, a fully differential SAR ADC is designed and implemented in Global Foundries 65nm CMOS process. It consists of a dynam...
Saved in:
主要作者: | Lu, Qian Qian |
---|---|
其他作者: | Chang, Joseph Sylvester |
格式: | Final Year Project |
語言: | English |
出版: |
2015
|
主題: | |
在線閱讀: | http://hdl.handle.net/10356/63831 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
High-speed CMOS time-domain ADC design
由: Chen, Qian
出版: (2023) -
High speed ADC
由: Lin, Esmond Chengyuan
出版: (2017) -
Evaluation program for high speed ADC
由: Lu, Yu Wen.
出版: (2010) -
High-speed CMOS pipelined subranging ADC
由: Fan, Xianping
出版: (2010) -
Interface design of high speed ADC based on FPGA
由: Li, Ziyi
出版: (2023)