Low power CMOS and adiabatic arithmetic units
In these years, logic circuits intend to develop towards low energy consumption. Therefore, adiabatic logic was brought up to tackle the problem. In this dissertation, adiabatic theory was introduced and adiabatic logic's, including ECRL, CEPAL and CAL were presented and simulated in C...
Saved in:
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | Theses and Dissertations |
| Language: | English |
| Published: |
2015
|
| Subjects: | |
| Online Access: | http://hdl.handle.net/10356/64772 |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| Institution: | Nanyang Technological University |
| Language: | English |
| Summary: | In these years, logic circuits intend to develop towards low energy consumption.
Therefore, adiabatic logic was brought up to tackle the problem. In this dissertation,
adiabatic theory was introduced and adiabatic logic's, including ECRL, CEPAL and
CAL were presented and simulated in Cadence. Power Consumption were compared
in various periods. Then five 1-bit adders, conventional CMOS, dynamic, CEPAL,
ECRL and CAL were simulated. Power consumption in different supply voltages
and periods were compared. Then, 8-bit adders using adiabatic logic's were designed
and simulated. At last, conclusions were drawn from the simulation results. |
|---|