Low power performance analysis of CMOS arithmetic units

The dissertation takes into study of ultra-low power methodologies by analyzing full adders constructed with different topologies. Full adders are at the heart of multiple larger circuits which includes multipliers, shifters, data compressors for signal encoding, DSP architectures and ALU which in t...

全面介紹

Saved in:
書目詳細資料
主要作者: Moni, Bhaskar
其他作者: Kim Teen Lau
格式: Theses and Dissertations
語言:English
出版: 2016
主題:
在線閱讀:http://hdl.handle.net/10356/66426
標簽: 添加標簽
沒有標簽, 成為第一個標記此記錄!