Low power performance analysis of CMOS arithmetic units

The dissertation takes into study of ultra-low power methodologies by analyzing full adders constructed with different topologies. Full adders are at the heart of multiple larger circuits which includes multipliers, shifters, data compressors for signal encoding, DSP architectures and ALU which in t...

Full description

Saved in:
Bibliographic Details
Main Author: Moni, Bhaskar
Other Authors: Kim Teen Lau
Format: Theses and Dissertations
Language:English
Published: 2016
Subjects:
Online Access:http://hdl.handle.net/10356/66426
Tags: Add Tag
No Tags, Be the first to tag this record!
Institution: Nanyang Technological University
Language: English

Similar Items