Hardware-accelerated shortest path computation
Shortest path computations are used in numerous applications such as transportation and network routing. As our demand for speed increases, we would have to respond with new ideas to implement these computations. This paper presents an architecture for Bellman-Ford shortest path computation that...
Saved in:
Main Author: | Yeo, Wei Jie |
---|---|
Other Authors: | Lam Siew Kei |
Format: | Final Year Project |
Language: | English |
Published: |
2016
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/66755 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Comparison between GPU and FPGA as hardware accelerator
by: Yang, Lu
Published: (2014) -
Online labs for computer hardware courses I
by: Ong, Zhi Yuan
Published: (2014) -
High performance hardware security components
by: Wang, Yi
Published: (2008) -
Field programmable gate array-based acceleration of shortest-path computation
by: Jagadeesh, George Rosario, et al.
Published: (2014) -
Automatic generation of approximate arithmetic circuits for error- tolerant computing
by: Min, Okkar
Published: (2021)