Design of a CMOS class AB op amp

• 主要作者: Song, Xinze
• 其他作者: Siek Liter
• 格式: Final Year Project
• 語言: English
• 出版: 2017
• 主題: DRNTU::Engineering::Electrical and electronic engineering
• 在線閱讀: http://hdl.handle.net/10356/70693
• 機構: Nanyang Technological University

Power consumption is always the main concern for every manufacturing factory, and power amplifier is one of the most important structures in circuit design. For designers, building compact and portable devices with low power consumption is the basic requirement. Since the operational transconductance amplifiers (OTA) can only drive capacitance load, a power amplifier is then needed to be the output stage to load resistors. A CMOS Class AB operational amplifier is the best option to meet the low power consumption and high-efficiency requirements. As a beginner with very basic knowledge in circuit design, this project not only presents the whole design procedure of a class AB op-amp but also the tips for beginners, such as how to reduce the offset of the whole circuit. The designed circuit use a wide swing constant transconductance biasing structure to drive each transistor in the saturation region. The main part is composed of a folded cascode amplifier and a push-pull class AB output stage. The class AB output stage is also biased using two floating current sources. The designed circuit provides 77dB open loop gain with a phase margin of 108 degrees. The total harmonic distortion is minimized and the quiescent current is less than 10% of the maximum output drive. The PSRR of the designed circuit is up to 118 dB Cadence Custom IC Design Tools (Virtuoso Front to Back Design Environment, version 5.10.41.500.4.67) based on 0.18μm CSM CMOS N-well process is the design tool required to complete the project.