Simulation study of lots with time window constraints in the semiconductor wafer fabrication facility

In response to an increasingly fierce competition faced by semiconductor manufacturing companies, improvements in operational practices are deemed to be the primary drivers to achieve the necessary cost reductions and profit maximization. This is true because it enables the factories to increa...

Full description

Saved in:
Bibliographic Details
Main Author: Prasetya, Samuel Juan
Other Authors: Wu Kan
Format: Final Year Project
Language:English
Published: 2017
Subjects:
Online Access:http://hdl.handle.net/10356/70806
Tags: Add Tag
No Tags, Be the first to tag this record!
Institution: Nanyang Technological University
Language: English
id sg-ntu-dr.10356-70806
record_format dspace
spelling sg-ntu-dr.10356-708062023-03-04T18:47:16Z Simulation study of lots with time window constraints in the semiconductor wafer fabrication facility Prasetya, Samuel Juan Wu Kan School of Mechanical and Aerospace Engineering DRNTU::Engineering::Mechanical engineering::Machine shop and drawings In response to an increasingly fierce competition faced by semiconductor manufacturing companies, improvements in operational practices are deemed to be the primary drivers to achieve the necessary cost reductions and profit maximization. This is true because it enables the factories to increase their productivity through better decision-makings. One of the most prominent issues encountered in the fab is caused by the presence of lots with time window constraints. Numerous redundant works are required when these constraints are violated. It occurs as most tools do not have an appropriate algorithm to select the right lot from the buffer in such a way that all constraints are satisfied. This project therefore seeks to alleviate this problem by means of simulation method. Case studies that can partially represent the situations in the wafer fab are provided. The simulation models are then developed to replicate these case studies. Subsequently, the performance of the models is monitored under different parameters and circumstances. The main goal is to attain the ratio of maximum to average cycle time of a studied lot, depending of the fab settings that it is exposed to. To enable a faster simulation run time, alternative ways are also introduced. Moreover, the methodologies, important relationship, and insightful discoveries that can be used to optimize the semiconductor manufacturing process are further elaborated in this report. All experiments are basically performed to establish quick and reliable control strategy that can help to determine whether the studied lot can be released for further processing without breaching its respective time window constraints. Bachelor of Engineering (Mechanical Engineering) 2017-05-11T07:10:04Z 2017-05-11T07:10:04Z 2017 Final Year Project (FYP) http://hdl.handle.net/10356/70806 en Nanyang Technological University 81 p. application/pdf
institution Nanyang Technological University
building NTU Library
continent Asia
country Singapore
Singapore
content_provider NTU Library
collection DR-NTU
language English
topic DRNTU::Engineering::Mechanical engineering::Machine shop and drawings
spellingShingle DRNTU::Engineering::Mechanical engineering::Machine shop and drawings
Prasetya, Samuel Juan
Simulation study of lots with time window constraints in the semiconductor wafer fabrication facility
description In response to an increasingly fierce competition faced by semiconductor manufacturing companies, improvements in operational practices are deemed to be the primary drivers to achieve the necessary cost reductions and profit maximization. This is true because it enables the factories to increase their productivity through better decision-makings. One of the most prominent issues encountered in the fab is caused by the presence of lots with time window constraints. Numerous redundant works are required when these constraints are violated. It occurs as most tools do not have an appropriate algorithm to select the right lot from the buffer in such a way that all constraints are satisfied. This project therefore seeks to alleviate this problem by means of simulation method. Case studies that can partially represent the situations in the wafer fab are provided. The simulation models are then developed to replicate these case studies. Subsequently, the performance of the models is monitored under different parameters and circumstances. The main goal is to attain the ratio of maximum to average cycle time of a studied lot, depending of the fab settings that it is exposed to. To enable a faster simulation run time, alternative ways are also introduced. Moreover, the methodologies, important relationship, and insightful discoveries that can be used to optimize the semiconductor manufacturing process are further elaborated in this report. All experiments are basically performed to establish quick and reliable control strategy that can help to determine whether the studied lot can be released for further processing without breaching its respective time window constraints.
author2 Wu Kan
author_facet Wu Kan
Prasetya, Samuel Juan
format Final Year Project
author Prasetya, Samuel Juan
author_sort Prasetya, Samuel Juan
title Simulation study of lots with time window constraints in the semiconductor wafer fabrication facility
title_short Simulation study of lots with time window constraints in the semiconductor wafer fabrication facility
title_full Simulation study of lots with time window constraints in the semiconductor wafer fabrication facility
title_fullStr Simulation study of lots with time window constraints in the semiconductor wafer fabrication facility
title_full_unstemmed Simulation study of lots with time window constraints in the semiconductor wafer fabrication facility
title_sort simulation study of lots with time window constraints in the semiconductor wafer fabrication facility
publishDate 2017
url http://hdl.handle.net/10356/70806
_version_ 1759855475759775744