Speed up verification with hardware accelerator
The huge and never-stop-growing number of components integrated in System on Chip (SoC) makes the SoC increasingly complex. It also makes the normal ways of verification a bottleneck in the Integrated Circuit (IC) design process due to the cost and time-to-market requirement. The dissertation presen...
Saved in:
Main Author: | Liu, Yi |
---|---|
Other Authors: | Chip Hong Chang |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2018
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/73137 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Quantum correction hardware accelerator design on FPGA
by: Cao, Hongyu
Published: (2023) -
Hardware acceleration of neural networks with CMOS and post-CMOS devices
by: Govind Narasimman
Published: (2017) -
Implementation and performance evaluation of NVDLA based deep learning accelerator hardware
by: Song, Tin Chen
Published: (2021) -
Fast prototyping of neural network on hardware accelerator
by: Agus, Hans Kevin
Published: (2021) -
A hardware accelerated object recognition system using event-based image sensor
by: Ding, Ruoxi
Published: (2015)