Racetrack memory based logic design for in-memory computing
In-memory computing has been demonstrated to be an efficient computing infrastructure in the big data era for many applications such as graph processing and encryption. The area and power overhead of CMOS technology based memory design is growing rapidly because of the increasing data capacity and l...
Saved in:
Main Author: | Luo, Tao |
---|---|
Other Authors: | Douglas Leslie Maskell |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2018
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/73359 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Codes correcting limited-shift errors in racetrack memories
by: Chee, Yeow Meng, et al.
Published: (2020) -
Domain wall motion control for racetrack memory applications
by: Kumar, Durgesh, et al.
Published: (2020) -
Tilted magnetisation for domain wall pinning in racetrack memory
by: Jin, Tianli, et al.
Published: (2020) -
Staggered magnetic nanowire devices for effective domain-wall pinning in racetrack memory
by: Al Bahri, M., et al.
Published: (2019) -
Multi-valued logic synthesis for Resistive Random Access Memory (RERAM) based in-memory computing
by: Surhonne Anmol Prakash
Published: (2018)