Variation aware memory design for low-power application
With the continual development and advancement of technology, there is increasing demand for ultra-low power, area efficient, reliable, and high-performance silicon integrated circuit (IC). Static Random-Access Memory(SRAM) has been widely used due to its faster speed, lower power consumption which...
Saved in:
Main Author: | Yao, Minglin |
---|---|
Other Authors: | Kong Zhi Hui |
Format: | Final Year Project |
Language: | English |
Published: |
2018
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/74914 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Design of low-power PVT-aware circuits for power management applications
by: Wang, Dong
Published: (2018) -
Low power logic-in-memory circuit design
by: Teo, Darren
Published: (2017) -
Low power logic-in-memory circuit design
by: Chong, Yong Quan
Published: (2017) -
DESIGN OF LOW POWER, HARDWARE-AWARE ANALOG MEMORY-BASED ACCELERATORS FOR DEEP LEARNING
by: VELURI HASITA
Published: (2022) -
A PSRR-aware CMOS power amplifier for portable applications
by: Li, Yao
Published: (2016)