Detection and prevention of critical races in finite state machines driving glitch-sensitive receivers
A combinational circuit containing a functional hazard may generate a glitch due to a race of signal transitions. A race occurring in the output logic of a Finite State Machine (FSM) may be critical when it is used to control glitch-sensitive receivers. This report discusses an algorithm to detect t...
Saved in:
Main Author: | Arunita Mukhopadhyay |
---|---|
Other Authors: | Samarjit Chakraborty |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2018
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/76063 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Analysis of CMOS circuits : glitch power
by: Cai, Hong
Published: (2008) -
Stealthy and robust glitch injection attack on deep learning accelerator for target with variational viewpoint
by: Liu, Wenye, et al.
Published: (2021) -
Characterization of RF receiver front-end
by: Ashwini
Published: (2018) -
Design and analysis of transimit / receive switch in CMOS
by: Lin, Kui.
Published: (2010) -
Design of receiver front-end for WLAN and 5G standards above 5 GHz
by: Yang, Kaituo
Published: (2021)