FGPA implementation of double-error detection & correction circuit in redundant residue number system
Among the digit error detection and correction methods developed in recent year, algorithm based on Residue Number System (RRNS) shows huge advantages. It is not only able to deal with errors due to noise and failure inherits from manufacturing defects but also arithmetic errors. However existing al...
Saved in:
Main Author: | Zhao, Zhiyi |
---|---|
Other Authors: | Chang Chip Hong |
Format: | Final Year Project |
Language: | English |
Published: |
2019
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/77369 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
A new algorithm for single residue digit error correction in redundant residue number system
by: Chang, Chip-Hong, et al.
Published: (2015) -
An FPGA implementation of redundant residue number system for low-cost fast speed fault-tolerant computations
by: Zhang, Yufei
Published: (2018) -
Low-power high-performance SAR ADC with redundancy and digital error-correction
by: Sharma, Sunny
Published: (2018) -
Development of ARM+FGPA-based controller for power conversion applications
by: Toh, Vernice Li Li
Published: (2019) -
Area-saving technique for low-error redundant binary fixed-width multiplier implementation
by: Juang, Tso Bing, et al.
Published: (2010)