FGPA implementation of double-error detection & correction circuit in redundant residue number system
Among the digit error detection and correction methods developed in recent year, algorithm based on Residue Number System (RRNS) shows huge advantages. It is not only able to deal with errors due to noise and failure inherits from manufacturing defects but also arithmetic errors. However existing al...
Saved in:
主要作者: | Zhao, Zhiyi |
---|---|
其他作者: | Chang Chip Hong |
格式: | Final Year Project |
語言: | English |
出版: |
2019
|
主題: | |
在線閱讀: | http://hdl.handle.net/10356/77369 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
機構: | Nanyang Technological University |
語言: | English |
相似書籍
-
A new algorithm for single residue digit error correction in redundant residue number system
由: Chang, Chip-Hong, et al.
出版: (2015) -
An FPGA implementation of redundant residue number system for low-cost fast speed fault-tolerant computations
由: Zhang, Yufei
出版: (2018) -
Low-power high-performance SAR ADC with redundancy and digital error-correction
由: Sharma, Sunny
出版: (2018) -
Development of ARM+FGPA-based controller for power conversion applications
由: Toh, Vernice Li Li
出版: (2019) -
Area-saving technique for low-error redundant binary fixed-width multiplier implementation
由: Juang, Tso Bing, et al.
出版: (2010)