Area-saving technique for low-error redundant binary fixed-width multiplier implementation

• Main Authors: Juang, Tso Bing, Wei, Chi Chung, Chang, Chip Hong
• 其他作者: School of Electrical and Electronic Engineering
• 格式: Conference or Workshop Item
• 語言: English
• 出版: 2010
• 主題: DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits
• 在線閱讀: https://hdl.handle.net/10356/80023; http://hdl.handle.net/10220/6356; http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=5403938
• 機構: Nanyang Technological University

A recently proposed architecture of redundant binary fixed-width multiplier was shown to outperform several normal binary fixed-width multipliers in terms of accuracy. However, its merit due to the carry-free addition property of the binary...