Counteracting differential power analysis: Hiding encrypted data from circuit cells

Counteracting differential power analysis: Hiding encrypted data from circuit cells

We propose a balanced Pre-Charge Static Logic (PCSL) circuit style for asynchronous systems, and compare it against other reported circuit styles to counteract differential power analysis (DPA). Our study shows that all these circuit styles (including our balanced PCSL) dissipate different energy du...

Full description

Saved in:
Bibliographic Details
Main Authors: Chong, Kwen-Siong, Ne, Kyaw Zwa Lwin, Ho, Weng-Geng, Liu, Nan, Akbar, Ali H., Gwee, Bah-Hwee, Chang, Joseph Sylvester
Other Authors: School of Electrical and Electronic Engineering
Format: Conference or Workshop Item
Language:English
Published: 2016
Subjects:
solid state circuits
integrated circuits
Online Access:https://hdl.handle.net/10356/84036
http://hdl.handle.net/10220/41564
Tags: Add Tag
No Tags, Be the first to tag this record!
Institution: Nanyang Technological University
Language: English
Description
Summary:We propose a balanced Pre-Charge Static Logic (PCSL) circuit style for asynchronous systems, and compare it against other reported circuit styles to counteract differential power analysis (DPA). Our study shows that all these circuit styles (including our balanced PCSL) dissipate different energy due to data-dependency, and hence balancing the energy of circuits embodying these circuit styles remains challenging. However, in view of low circuit overheads and asynchronous operations (with noise generation), our balanced PCSL is still competitive in terms of DPA-resistance, requiring 3.5x less power traces than its NULL convention logic counterpart.

Similar Items