Low voltage adiabatic circuits with 2N2P charge recovery logic
Low power dissipation has become an very important objective in VLSI design. This project is to analyze the 2N2P charge recovery circuit logic which has remarkable reduction in circuit power dissipation. The charge recovery logic consist of PMOS loads and NMOS pull-down transistors. The NMOS transis...
Saved in:
| 主要作者: | |
|---|---|
| 其他作者: | |
| 格式: | Student Research Poster |
| 語言: | English |
| 出版: |
2013
|
| 主題: | |
| 在線閱讀: | https://hdl.handle.net/10356/84868 http://hdl.handle.net/10220/9081 |
| 標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|