Intellectual property authentication by watermarking scan chain in design-for-testability flow
This paper proposes an intellectual property (IP)...
Saved in:
Main Authors: | Cui, Aijiao, Chang, Chip Hong |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Conference or Workshop Item |
Language: | English |
Published: |
2010
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/90495 http://hdl.handle.net/10220/6320 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Constraint-based watermarking techniques for VLSI IP protection
by: Cui, Aijiao
Published: (2011) -
IP watermarking using incremental technology mapping at logic synthesis level
by: Cui, Aijiao, et al.
Published: (2010) -
An analysis technique to increase testability of class-component
by: Supaporn Kansomkeat
Published: (2008) -
State encoding watermaking for field authentication of sequential circuit intellectual property
by: Zhang, Li, et al.
Published: (2013) -
Video watermarking
by: Jin, Jing
Published: (2008)