A low-voltage micropower asynchronous multiplier with shift-add multiplication approach

The design of a low-voltage micropower asynchronous (async) signed truncated multiplier based on a shift–add structure for power-critical applications such as the low-clock-rate ( 4 MHz) hearing aids is described. The emphases of the design are micropower operation and small IC area, and these attri...

Full description

Saved in:
Bibliographic Details
Main Authors: Gwee, Bah Hwee, Chang, Joseph Sylvester, Shi, Yiqiong, Chua, Chien Chung, Chong, Kwen-Siong
Other Authors: School of Electrical and Electronic Engineering
Format: Article
Language:English
Published: 2010
Subjects:
Online Access:https://hdl.handle.net/10356/91586
http://hdl.handle.net/10220/6227
Tags: Add Tag
No Tags, Be the first to tag this record!
Institution: Nanyang Technological University
Language: English
id sg-ntu-dr.10356-91586
record_format dspace
spelling sg-ntu-dr.10356-915862020-03-07T14:02:41Z A low-voltage micropower asynchronous multiplier with shift-add multiplication approach Gwee, Bah Hwee Chang, Joseph Sylvester Shi, Yiqiong Chua, Chien Chung Chong, Kwen-Siong School of Electrical and Electronic Engineering DRNTU::Engineering::Electrical and electronic engineering The design of a low-voltage micropower asynchronous (async) signed truncated multiplier based on a shift–add structure for power-critical applications such as the low-clock-rate ( 4 MHz) hearing aids is described. The emphases of the design are micropower operation and small IC area, and these attributes are achieved in several ways. First, a maximum of three signed power-of-two terms accompanied with sign magnitude data representation is used for the multiplier operand. Second, the least significant partial products are truncated to yield a 16-bit signed product. An error correction methodology is proposed to mitigate, where appropriate, the arising truncation errors. The errors arising from truncation and the effectiveness of the error correction are analytically derived. Third, a low-power shifter design and an internal latch adder are adopted. Finally, a power-efficient speculative delay line is proposed to time the async operation of the various circuit modules. A comparison with competing synchronous and async designs shows that the proposed design features the lowest power dissipation (5.86 W at 1.1 V and 1 MHz) and a very competitive IC area (0.08 mm² using a 0.35-µm CMOS process). The application of the proposed multiplier for realizing a digital filter for a hearing aid is given. Published version 2010-04-09T08:20:38Z 2019-12-06T18:08:23Z 2010-04-09T08:20:38Z 2019-12-06T18:08:23Z 2009 2009 Journal Article Gwee, B. H., Chang, J. S., Shi, Y., Chua, C. C., & Chong, K. S. (2009). A low-voltage micropower asynchronous multiplier with shift-add multiplication approach. IEEE Transactions on Circuits and Systems I, 56 (7), 1349-1359. 1549-8328 https://hdl.handle.net/10356/91586 http://hdl.handle.net/10220/6227 10.1109/TCSI.2008.2006649 en IEEE transactions on circuits and systems I © 2009 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE. This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder. http://www.ieee.org/portal/site This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder. 12 p. application/pdf
institution Nanyang Technological University
building NTU Library
country Singapore
collection DR-NTU
language English
topic DRNTU::Engineering::Electrical and electronic engineering
spellingShingle DRNTU::Engineering::Electrical and electronic engineering
Gwee, Bah Hwee
Chang, Joseph Sylvester
Shi, Yiqiong
Chua, Chien Chung
Chong, Kwen-Siong
A low-voltage micropower asynchronous multiplier with shift-add multiplication approach
description The design of a low-voltage micropower asynchronous (async) signed truncated multiplier based on a shift–add structure for power-critical applications such as the low-clock-rate ( 4 MHz) hearing aids is described. The emphases of the design are micropower operation and small IC area, and these attributes are achieved in several ways. First, a maximum of three signed power-of-two terms accompanied with sign magnitude data representation is used for the multiplier operand. Second, the least significant partial products are truncated to yield a 16-bit signed product. An error correction methodology is proposed to mitigate, where appropriate, the arising truncation errors. The errors arising from truncation and the effectiveness of the error correction are analytically derived. Third, a low-power shifter design and an internal latch adder are adopted. Finally, a power-efficient speculative delay line is proposed to time the async operation of the various circuit modules. A comparison with competing synchronous and async designs shows that the proposed design features the lowest power dissipation (5.86 W at 1.1 V and 1 MHz) and a very competitive IC area (0.08 mm² using a 0.35-µm CMOS process). The application of the proposed multiplier for realizing a digital filter for a hearing aid is given.
author2 School of Electrical and Electronic Engineering
author_facet School of Electrical and Electronic Engineering
Gwee, Bah Hwee
Chang, Joseph Sylvester
Shi, Yiqiong
Chua, Chien Chung
Chong, Kwen-Siong
format Article
author Gwee, Bah Hwee
Chang, Joseph Sylvester
Shi, Yiqiong
Chua, Chien Chung
Chong, Kwen-Siong
author_sort Gwee, Bah Hwee
title A low-voltage micropower asynchronous multiplier with shift-add multiplication approach
title_short A low-voltage micropower asynchronous multiplier with shift-add multiplication approach
title_full A low-voltage micropower asynchronous multiplier with shift-add multiplication approach
title_fullStr A low-voltage micropower asynchronous multiplier with shift-add multiplication approach
title_full_unstemmed A low-voltage micropower asynchronous multiplier with shift-add multiplication approach
title_sort low-voltage micropower asynchronous multiplier with shift-add multiplication approach
publishDate 2010
url https://hdl.handle.net/10356/91586
http://hdl.handle.net/10220/6227
_version_ 1681040031879266304