A low-voltage micropower asynchronous multiplier with shift-add multiplication approach
The design of a low-voltage micropower asynchronous (async) signed truncated multiplier based on a shift–add structure for power-critical applications such as the low-clock-rate ( 4 MHz) hearing aids is described. The emphases of the design are micropower operation and small IC area, and these attri...
Saved in:
Main Authors: | Gwee, Bah Hwee, Chang, Joseph Sylvester, Shi, Yiqiong, Chua, Chien Chung, Chong, Kwen-Siong |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Article |
Language: | English |
Published: |
2010
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/91586 http://hdl.handle.net/10220/6227 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
A micropower low-voltage multiplier with reduced spurious switching
by: Gwee, Bah Hwee, et al.
Published: (2009) -
Micropower low voltage digital signal processors based on asynchronous logic
by: Gwee, Bah Hwee., et al.
Published: (2008) -
Analysis and design of micropower asynchronous adders
by: Chong, Kwen Siong.
Published: (2008) -
A low voltage micropower digital Class D amplifier modulator for hearing aids
by: Adrian, Victor, et al.
Published: (2010) -
Energy-delay efficient asynchronous-logic 16×16-bit pipelined multiplier based on Sense Amplifier-Based Pass Transistor Logic
by: Ho, Weng-Geng, et al.
Published: (2013)