IP watermarking using incremental technology mapping at logic synthesis level
This paper proposes an adaptive watermarking technique by modulating some closed cones in an originally optimized logic network (master design) for technology mapping. The headroom of each disjoint closed cone is evaluated based on its slack and slack sustainability. The notion of slack sustainabili...
Saved in:
Main Authors: | Cui, Aijiao, Chang, Chip Hong, Tahar, Sofiène |
---|---|
其他作者: | School of Electrical and Electronic Engineering |
格式: | Article |
語言: | English |
出版: |
2010
|
主題: | |
在線閱讀: | https://hdl.handle.net/10356/93106 http://hdl.handle.net/10220/6259 |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
機構: | Nanyang Technological University |
語言: | English |
相似書籍
-
Constraint-based watermarking techniques for VLSI IP protection
由: Cui, Aijiao
出版: (2011) -
Intellectual property authentication by watermarking scan chain in design-for-testability flow
由: Cui, Aijiao, et al.
出版: (2010) -
Effects of incremental training on watermarked neural networks
由: Heng, Chuan Song
出版: (2023) -
Spectral-logic based image compression and watermarking
由: Lim, Lip San.
出版: (2008) -
Watermark insertion and detection through embedded test machine for VLSI IP protection
由: Che, Xuerong.
出版: (2012)