Design and performance evaluation of a low-power data-line SRAM sense amplifier

• Main Authors: Fu, Haitao, Yeo, Kiat Seng, Do, Anh Tuan, Kong, Zhi Hui
• Other Authors: School of Electrical and Electronic Engineering
• Format: Conference or Workshop Item
• Language: English
• Published: 2010
• Subjects: DRNTU::Engineering::Electrical and electronic engineering::Electronic circuits
• Online Access: https://hdl.handle.net/10356/93565; http://hdl.handle.net/10220/6348; http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=5403784
• Institution: Nanyang Technological University

The SRAM which functions as the cache for system-on-chip is vital in the electronic industry. The heavy bitand data-line capacitances are the major road blocks to its performance. A high-performance SRAM is...