A power-delay efficient hybrid carry-lookahead/carry-select based redundant binary to two’s complement converter
This paper presents an efficient reverse converter for transforming the redundant binary (RB) representation into two’s complement form. The hierarchical expansion of the carry equation for the reverse conversion algorithm creates a regular multilevel...
Saved in:
Main Authors: | He, Yajuan, Chang, Chip Hong |
---|---|
Other Authors: | School of Electrical and Electronic Engineering |
Format: | Article |
Language: | English |
Published: |
2010
|
Subjects: | |
Online Access: | https://hdl.handle.net/10356/93571 http://hdl.handle.net/10220/6328 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Nanyang Technological University |
Language: | English |
Similar Items
-
Factorized carry lookahead adders
by: Balasubramanian, Padmanabhan, et al.
Published: (2020) -
Low power robust early output asynchronous block carry lookahead adder with redundant carry logic
by: Balasubramanian, Padmanabhan, et al.
Published: (2018) -
Speed and energy optimized quasi-delay-insensitive block carry lookahead adder
by: Mastorakis, N. E., et al.
Published: (2019) -
Area-saving technique for low-error redundant binary fixed-width multiplier implementation
by: Juang, Tso Bing, et al.
Published: (2010) -
A new redundant binary Booth encoding for fast 2^n-bit multiplier design
by: He, Yajuan, et al.
Published: (2010)