Overlap clocking technique for 10 bit 50MHz 3V D/A converter
International Symposium on VLSI Technology, Systems, and Applications, Proceedings
Saved in:
Main Authors: | Bhatt, Ansuya, Singh, Raminder Jit, Tan, Khen-Sang |
---|---|
Other Authors: | INSTITUTE OF MICROELECTRONICS |
Format: | Conference or Workshop Item |
Published: |
2014
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/112980 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
50-250MHZ ?S DLL for Clock Synchronization
by: CHENG SAN JEOW
Published: (2012) -
50-250 MHz ΔΣ DLL for clock synchronization
by: Cheng, S.-J., et al.
Published: (2014) -
Programmable current source correction circuit
by: SINGH, RAMINDER J., et al.
Published: (2012) -
A novel analog-to-residue conversion scheme based on clock overlapping technique
by: Huang, Qi, et al.
Published: (2013) -
Wide-input dynamic range 1 MHz clock ultra-low supply flip-flop
by: Siek, Liter, et al.
Published: (2018)