ENERGY EFFICIENT, RECONFIGURABLE MICROARCHITECTURES FOR DSP ACCELERATORS, MEMORIES AND MICROPROCESSOR-BASED SYSTEMS
Ph.D
Saved in:
Main Author: | |
---|---|
Other Authors: | |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2018
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/148584 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Language: | English |
id |
sg-nus-scholar.10635-148584 |
---|---|
record_format |
dspace |
spelling |
sg-nus-scholar.10635-1485842023-02-27T18:00:35Z ENERGY EFFICIENT, RECONFIGURABLE MICROARCHITECTURES FOR DSP ACCELERATORS, MEMORIES AND MICROPROCESSOR-BASED SYSTEMS SAURABH JAIN ELECTRICAL & COMPUTER ENGINEERING Massimo Bruno Alioto Reconfigurable, Microarchitecture, SRAM, threads, cutsets, pipedepth Ph.D DOCTOR OF PHILOSOPHY (CDE-ENG) 2018-11-02T18:00:30Z 2018-11-02T18:00:30Z 2018-08-01 Thesis SAURABH JAIN (2018-08-01). ENERGY EFFICIENT, RECONFIGURABLE MICROARCHITECTURES FOR DSP ACCELERATORS, MEMORIES AND MICROPROCESSOR-BASED SYSTEMS. ScholarBank@NUS Repository. http://scholarbank.nus.edu.sg/handle/10635/148584 0000-0002-2724-940X en |
institution |
National University of Singapore |
building |
NUS Library |
continent |
Asia |
country |
Singapore Singapore |
content_provider |
NUS Library |
collection |
ScholarBank@NUS |
language |
English |
topic |
Reconfigurable, Microarchitecture, SRAM, threads, cutsets, pipedepth |
spellingShingle |
Reconfigurable, Microarchitecture, SRAM, threads, cutsets, pipedepth SAURABH JAIN ENERGY EFFICIENT, RECONFIGURABLE MICROARCHITECTURES FOR DSP ACCELERATORS, MEMORIES AND MICROPROCESSOR-BASED SYSTEMS |
description |
Ph.D |
author2 |
ELECTRICAL & COMPUTER ENGINEERING |
author_facet |
ELECTRICAL & COMPUTER ENGINEERING SAURABH JAIN |
format |
Theses and Dissertations |
author |
SAURABH JAIN |
author_sort |
SAURABH JAIN |
title |
ENERGY EFFICIENT, RECONFIGURABLE MICROARCHITECTURES FOR DSP ACCELERATORS, MEMORIES AND MICROPROCESSOR-BASED SYSTEMS |
title_short |
ENERGY EFFICIENT, RECONFIGURABLE MICROARCHITECTURES FOR DSP ACCELERATORS, MEMORIES AND MICROPROCESSOR-BASED SYSTEMS |
title_full |
ENERGY EFFICIENT, RECONFIGURABLE MICROARCHITECTURES FOR DSP ACCELERATORS, MEMORIES AND MICROPROCESSOR-BASED SYSTEMS |
title_fullStr |
ENERGY EFFICIENT, RECONFIGURABLE MICROARCHITECTURES FOR DSP ACCELERATORS, MEMORIES AND MICROPROCESSOR-BASED SYSTEMS |
title_full_unstemmed |
ENERGY EFFICIENT, RECONFIGURABLE MICROARCHITECTURES FOR DSP ACCELERATORS, MEMORIES AND MICROPROCESSOR-BASED SYSTEMS |
title_sort |
energy efficient, reconfigurable microarchitectures for dsp accelerators, memories and microprocessor-based systems |
publishDate |
2018 |
url |
http://scholarbank.nus.edu.sg/handle/10635/148584 |
_version_ |
1759058753851752448 |