ENERGY EFFICIENT, RECONFIGURABLE MICROARCHITECTURES FOR DSP ACCELERATORS, MEMORIES AND MICROPROCESSOR-BASED SYSTEMS
Ph.D
Saved in:
Main Author: | SAURABH JAIN |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2018
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/148584 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Language: | English |
Similar Items
-
Drop-In Energy-Performance Range Extension in Microcontrollers Beyond VDD Scaling
by: SAURABH JAIN, et al.
Published: (2021) -
Microarchitecture modeling for timing analysis of embedded software
by: LI XIANFENG
Published: (2010) -
Micro-architecture level low power design for microprocessors
by: XIA XIAOXIN
Published: (2010) -
A fast reconfigurable and area efficient encryption engine using partial reconfiguration
by: Ye, Z., et al.
Published: (2014) -
Single-event-transient resilient memory for DSP in space applications
by: Lwin, Ne Kyaw Zwa, et al.
Published: (2019)