High-speed flash adc design
Master's
Saved in:
Main Author: | GU JUN |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2010
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/15689 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Language: | English |
Similar Items
-
Design and analysis of a high-speed comparator
by: Jun, G., et al.
Published: (2014) -
Design and implementation of a high speed and low power flash ADC with fully dynamic comparators
by: LI TI
Published: (2011) -
8 bit asynchronous SAR ADC
by: Mahesha, Ballaki Aditya
Published: (2024) -
8-bit CMOS asynchronous dynamic reference ADC
by: Ng, Xiang Yang
Published: (2024) -
A modified frequency-response masking structure for high-speed FPGA implementation of sharp FIR filters
by: Lian, Y.
Published: (2014)