Instruction and data cache modeling for timing analysis in real-time systems

Master's

Saved in:
Bibliographic Details
Main Author: LI YANHUI
Other Authors: ELECTRICAL & COMPUTER ENGINEERING
Format: Theses and Dissertations
Language:English
Published: 2010
Subjects:
Online Access:http://scholarbank.nus.edu.sg/handle/10635/16630
Tags: Add Tag
No Tags, Be the first to tag this record!
Institution: National University of Singapore
Language: English
id sg-nus-scholar.10635-16630
record_format dspace
spelling sg-nus-scholar.10635-166302017-10-21T06:01:46Z Instruction and data cache modeling for timing analysis in real-time systems LI YANHUI ELECTRICAL & COMPUTER ENGINEERING HA YAJUN TAY TENG TIOW WCET, Cache, Real-time System, input-dependent data access, NP-completeness, System Performance Master's MASTER OF ENGINEERING 2010-04-08T11:07:15Z 2010-04-08T11:07:15Z 2009-02-09 Thesis LI YANHUI (2009-02-09). Instruction and data cache modeling for timing analysis in real-time systems. ScholarBank@NUS Repository. http://scholarbank.nus.edu.sg/handle/10635/16630 NOT_IN_WOS en
institution National University of Singapore
building NUS Library
country Singapore
collection ScholarBank@NUS
language English
topic WCET, Cache, Real-time System, input-dependent data access, NP-completeness, System Performance
spellingShingle WCET, Cache, Real-time System, input-dependent data access, NP-completeness, System Performance
LI YANHUI
Instruction and data cache modeling for timing analysis in real-time systems
description Master's
author2 ELECTRICAL & COMPUTER ENGINEERING
author_facet ELECTRICAL & COMPUTER ENGINEERING
LI YANHUI
format Theses and Dissertations
author LI YANHUI
author_sort LI YANHUI
title Instruction and data cache modeling for timing analysis in real-time systems
title_short Instruction and data cache modeling for timing analysis in real-time systems
title_full Instruction and data cache modeling for timing analysis in real-time systems
title_fullStr Instruction and data cache modeling for timing analysis in real-time systems
title_full_unstemmed Instruction and data cache modeling for timing analysis in real-time systems
title_sort instruction and data cache modeling for timing analysis in real-time systems
publishDate 2010
url http://scholarbank.nus.edu.sg/handle/10635/16630
_version_ 1681079395118219264