A RECONFIGURABLE PIPELINED PROCESSOR FOR REAL TIME IMAGE PROCESSING

Master's

Saved in:
書目詳細資料
主要作者: GOH WEI CHUAN
其他作者: ELECTRICAL ENGINEERING
格式: Theses and Dissertations
出版: 2020
在線閱讀:https://scholarbank.nus.edu.sg/handle/10635/174712
標簽: 添加標簽
沒有標簽, 成為第一個標記此記錄!
id sg-nus-scholar.10635-174712
record_format dspace
spelling sg-nus-scholar.10635-1747122024-10-27T02:05:25Z A RECONFIGURABLE PIPELINED PROCESSOR FOR REAL TIME IMAGE PROCESSING GOH WEI CHUAN ELECTRICAL ENGINEERING YE QIN ZHONG Master's MASTER OF ENGINEERING 2020-09-08T08:51:55Z 2020-09-08T08:51:55Z 1998 Thesis GOH WEI CHUAN (1998). A RECONFIGURABLE PIPELINED PROCESSOR FOR REAL TIME IMAGE PROCESSING. ScholarBank@NUS Repository. https://scholarbank.nus.edu.sg/handle/10635/174712 CCK BATCHLOAD 20200918
institution National University of Singapore
building NUS Library
continent Asia
country Singapore
Singapore
content_provider NUS Library
collection ScholarBank@NUS
description Master's
author2 ELECTRICAL ENGINEERING
author_facet ELECTRICAL ENGINEERING
GOH WEI CHUAN
format Theses and Dissertations
author GOH WEI CHUAN
spellingShingle GOH WEI CHUAN
A RECONFIGURABLE PIPELINED PROCESSOR FOR REAL TIME IMAGE PROCESSING
author_sort GOH WEI CHUAN
title A RECONFIGURABLE PIPELINED PROCESSOR FOR REAL TIME IMAGE PROCESSING
title_short A RECONFIGURABLE PIPELINED PROCESSOR FOR REAL TIME IMAGE PROCESSING
title_full A RECONFIGURABLE PIPELINED PROCESSOR FOR REAL TIME IMAGE PROCESSING
title_fullStr A RECONFIGURABLE PIPELINED PROCESSOR FOR REAL TIME IMAGE PROCESSING
title_full_unstemmed A RECONFIGURABLE PIPELINED PROCESSOR FOR REAL TIME IMAGE PROCESSING
title_sort reconfigurable pipelined processor for real time image processing
publishDate 2020
url https://scholarbank.nus.edu.sg/handle/10635/174712
_version_ 1821214552182751232