A RECONFIGURABLE PIPELINED PROCESSOR FOR REAL TIME IMAGE PROCESSING
Master's
Saved in:
Main Author: | GOH WEI CHUAN |
---|---|
Other Authors: | ELECTRICAL ENGINEERING |
Format: | Theses and Dissertations |
Published: |
2020
|
Online Access: | https://scholarbank.nus.edu.sg/handle/10635/174712 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Opportunistic design margining for area and power efficient processor pipelines in real time applications
by: Jayakrishnan, Mini, et al.
Published: (2018) -
A pipelined educational simulator for the ARM processor
by: Chia, Belinda Wei Qi
Published: (2022) -
Design and implementation of a reconfigurable fuzzy inference processor
by: Cao, Qi
Published: (2008) -
Windows CE for a reconfigurable system-on-a-chip processor
by: George, M.R., et al.
Published: (2013) -
On Data Forwarding in Deeply Pipelined Soft Processors
by: Kapre, Nachiket, et al.
Published: (2015)