Dual-Mode Conversion Gating, Comparator Merging, and Reference-Less Calibration for 2.7× Energy Reduction in SAR ADCs Under Low-Activity Inputs
10.1109/LSSC.2023.3246063
Saved in:
Main Authors: | Karim Ali Abdeltawwab Ahmed, J. H. Teo, S. Sarkar, Massimo Bruno Alioto |
---|---|
Other Authors: | ELECTRICAL AND COMPUTER ENGINEERING |
Format: | Article |
Language: | English |
Published: |
IEEE SSC-L
2023
|
Online Access: | https://scholarbank.nus.edu.sg/handle/10635/241002 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Language: | English |
Similar Items
-
55-pW/pixel Peak Power Imager with Near-Sensor Novelty/Edge Detection and DC-DC Converter-Less MPPT for Purely-Harvested Sensor Nodes
by: Karim Ali Abdeltawwab Ahmed, et al.
Published: (2023) -
Fully-Synthesizable Current-Input ADCs for Ultra-Low Area and Minimal Design Effort
by: ORAZIO AIELLO, et al.
Published: (2021) -
Picowatt-Power Super-Cutoff Analog Building Blocks and 78-pW Battery-Less Wake-Up Receiver for Light-Harvested Near-Always-On Operation
by: Joydeep Basu, et al.
Published: (2024) -
Battery-Less IoT Sensor Node with PLL-Less WiFi Backscattering Communications in a 2.5-µW Peak Power Envelope
by: Lin, Longyang, et al.
Published: (2021) -
SAR ADC with redundancy
by: Chen, Xiangchen.
Published: (2012)