50-250MHZ ?S DLL for Clock Synchronization
Ph.D
Saved in:
Main Author: | CHENG SAN JEOW |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Theses and Dissertations |
Language: | English |
Published: |
2012
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/31648 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Language: | English |
Similar Items
-
50-250 MHz ΔΣ DLL for clock synchronization
by: Cheng, S.-J., et al.
Published: (2014) -
Fractional-N DLL for clock synchronization
by: QIU LIN
Published: (2011) -
The Design of Low Power Ultra-Wideband Transceiver
by: WANG LEI
Published: (2014) -
A Group Neighborhood Average Clock Synchronization Protocol for Wireless Sensor Networks
by: Lin, Lin, et al.
Published: (2015) -
Exploiting electrical grid for accurate and secure clock synchronization
by: Viswanathan, Sreejaya, et al.
Published: (2019)