Co-synthesis of FPGA-based application-specific floating point SIMD accelerators
10.1145/1950413.1950459
Saved in:
Main Authors: | Hagiescu, A., Wong, W.-F. |
---|---|
Other Authors: | COMPUTER SCIENCE |
Format: | Conference or Workshop Item |
Published: |
2013
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/41237 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
A preliminary evaluation of a massively parallel processor: GAPP
by: Wong, W.F., et al.
Published: (2014) -
Accelerating BLAS and LAPACK via efficient floating point architecture design
by: Merchant, Farhad, et al.
Published: (2020) -
Implementation of Hyyro’s bit-vector algorithm using advanced vector extensions 2
by: Chua, Kyle Matthew Chan, et al.
Published: (2019) -
Characterizing embedded applications for instruction-set extensible processors
by: Yu, P., et al.
Published: (2013) -
An orthogonal approach for the precise synthesis of phenylpropanoid sucrose esters
by: Ong, Li Lin, et al.
Published: (2022)