An integrated performance and power model for superscalar processor designs
Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC
Saved in:
Main Authors: | Zhu, Y., Wong, W.-F., Andrei, S. |
---|---|
Other Authors: | SINGAPORE-MIT ALLIANCE |
Format: | Conference or Workshop Item |
Published: |
2013
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/43270 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Co-optimization of performance and power in a superscalar processor design
by: Zhu, Y., et al.
Published: (2013) -
MULTIPLE CONTEXT MULTITHREADED SUPERSCALAR PROCESSOR
by: LOH KIM SEONG
Published: (2019) -
MULTIPLE CONTEXT MULTITHREADED SUPERSCALAR PROCESSOR
by: LOH KIM SEONG
Published: (2019) -
Functional unit selection in superscalar microprocessors for low power
by: Yan, P., et al.
Published: (2014) -
A performance and power co-optimization approach for modern processors
by: Zhu, Y., et al.
Published: (2013)