A runtime auto scalable Power-Efficient Instruction-Cache design
10.1109/ISCAS.2005.1465824
Saved in:
Main Authors: | Tiow, T.T., Xiaoping, Z. |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Conference or Workshop Item |
Published: |
2014
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/69051 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Reducing tag activities for power efficiency in I-cache memory
by: Xiaoping, Z., et al.
Published: (2014) -
Low-power instruction-caches design for embedded microprocessors
by: ZHU XIAOPING
Published: (2010) -
Runtime-coordinated scalable incremental checksum testing of combinational circuits
by: Andrei, Ş., et al.
Published: (2013) -
Exploiting FPGA-aware merging of custom instructions for runtime reconfiguration
by: Lam, Siew-Kei, et al.
Published: (2013) -
Runtime reconfiguration of custom instructions for real-time embedded systems
by: Huynh, H.P., et al.
Published: (2013)