Design and analysis of a high-speed comparator
10.1109/RFIT.2005.1598914
Saved in:
Main Authors: | Jun, G., Yong, L., Bo, S. |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Conference or Workshop Item |
Published: |
2014
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/69814 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
High-speed flash adc design
by: GU JUN
Published: (2010) -
Design and implementation of a high speed and low power flash ADC with fully dynamic comparators
by: LI TI
Published: (2011) -
8 bit asynchronous SAR ADC
by: Mahesha, Ballaki Aditya
Published: (2024) -
An unclocked analog-to-digital converter
by: Siek, Liter, et al.
Published: (2021) -
A high-speed 2-bit/cycle SAR ADC with time-domain quantization
by: Qiu, Lei, et al.
Published: (2020)