A novel interpolation approach for reducing clock-rate in multilevel decision feedback equalization detectors

10.1109/20.908407

Saved in:
Bibliographic Details
Main Authors: Mathew, G., Yuan Xing Lee, Farhang-Boroujeny, B., Mutoh, H., Jian Jiang Wang
Other Authors: ELECTRICAL ENGINEERING
Format: Conference or Workshop Item
Published: 2014
Subjects:
Online Access:http://scholarbank.nus.edu.sg/handle/10635/72447
Tags: Add Tag
No Tags, Be the first to tag this record!
Institution: National University of Singapore