Performance spread optimization of MOS VLSI circuit by statistical parameter design

International Symposium on IC Technology, Systems and Applications

Saved in:
Bibliographic Details
Main Authors: Chen, H.M., Samudra, G.S., Chan, D.S.H., Ibrahim, Y.
Other Authors: ELECTRICAL ENGINEERING
Format: Conference or Workshop Item
Published: 2014
Online Access:http://scholarbank.nus.edu.sg/handle/10635/81671
Tags: Add Tag
No Tags, Be the first to tag this record!
Institution: National University of Singapore
id sg-nus-scholar.10635-81671
record_format dspace
spelling sg-nus-scholar.10635-816712015-01-11T16:59:48Z Performance spread optimization of MOS VLSI circuit by statistical parameter design Chen, H.M. Samudra, G.S. Chan, D.S.H. Ibrahim, Y. ELECTRICAL ENGINEERING INDUSTRIAL & SYSTEMS ENGINEERING International Symposium on IC Technology, Systems and Applications 8 64-67 2014-10-07T03:10:47Z 2014-10-07T03:10:47Z 1999 Conference Paper Chen, H.M.,Samudra, G.S.,Chan, D.S.H.,Ibrahim, Y. (1999). Performance spread optimization of MOS VLSI circuit by statistical parameter design. International Symposium on IC Technology, Systems and Applications 8 : 64-67. ScholarBank@NUS Repository. http://scholarbank.nus.edu.sg/handle/10635/81671 NOT_IN_WOS Scopus
institution National University of Singapore
building NUS Library
country Singapore
collection ScholarBank@NUS
description International Symposium on IC Technology, Systems and Applications
author2 ELECTRICAL ENGINEERING
author_facet ELECTRICAL ENGINEERING
Chen, H.M.
Samudra, G.S.
Chan, D.S.H.
Ibrahim, Y.
format Conference or Workshop Item
author Chen, H.M.
Samudra, G.S.
Chan, D.S.H.
Ibrahim, Y.
spellingShingle Chen, H.M.
Samudra, G.S.
Chan, D.S.H.
Ibrahim, Y.
Performance spread optimization of MOS VLSI circuit by statistical parameter design
author_sort Chen, H.M.
title Performance spread optimization of MOS VLSI circuit by statistical parameter design
title_short Performance spread optimization of MOS VLSI circuit by statistical parameter design
title_full Performance spread optimization of MOS VLSI circuit by statistical parameter design
title_fullStr Performance spread optimization of MOS VLSI circuit by statistical parameter design
title_full_unstemmed Performance spread optimization of MOS VLSI circuit by statistical parameter design
title_sort performance spread optimization of mos vlsi circuit by statistical parameter design
publishDate 2014
url http://scholarbank.nus.edu.sg/handle/10635/81671
_version_ 1681089113670811648