Performance spread optimization of MOS VLSI circuit by statistical parameter design
International Symposium on IC Technology, Systems and Applications
Saved in:
Main Authors: | Chen, H.M., Samudra, G.S., Chan, D.S.H., Ibrahim, Y. |
---|---|
Other Authors: | ELECTRICAL ENGINEERING |
Format: | Conference or Workshop Item |
Published: |
2014
|
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/81671 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
Performance spread optimization of MOS VLSI circuit by statistical parameter design
by: Chen, H.M., et al.
Published: (2014) -
Global optimization for digital MOS circuits performance
by: Chen, H.M., et al.
Published: (2014) -
Global optimization for digital MOS circuits performance
by: Chen, H.M., et al.
Published: (2014) -
Design of circuit extractor for VLSI IC design
by: Soe May Thu Lwin.
Published: (2011) -
VLSI circuit attributes optimization using genetic algorithm
by: Deshpande, Varun
Published: (2013)