MOS device conductance modelling technique for an accurate and efficient mixed-mode simulation of CMOS circuits
Electronics Letters
Saved in:
Main Authors: | , |
---|---|
Other Authors: | |
Format: | Article |
Published: |
2014
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/80755 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |