Enhancing VHDL learning through a light-weight integrated environment for development and automated checking
10.1109/TALE.2013.6654502
Saved in:
Main Authors: | Kumar, A., Panicker, R.C., Kassim, A. |
---|---|
Other Authors: | ELECTRICAL & COMPUTER ENGINEERING |
Format: | Conference or Workshop Item |
Published: |
2014
|
Subjects: | |
Online Access: | http://scholarbank.nus.edu.sg/handle/10635/83707 |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | National University of Singapore |
Similar Items
-
VHDL verilog research/assignment
by: Lazaro, Jose B., Jr.
Published: (2008) -
AUTOMATED SYSTEM FOR SoC (SYSTEM-ON-CHIP) DESIGN DEFINITION & GENERATION
by: MARIAM REENY GEORGE
Published: (2019) -
VHDL model of a 2-layer feedforward neural network
by: Leonor, Martin Christian G.
Published: (2006) -
Integrity constraint checking in deductive databases using the Prolog not-predicate
by: Ling, T.-W.
Published: (2014) -
Model checking approach to automated planning
by: Li, Y., et al.
Published: (2014)