Automatic generation of provably correct embedded systems
With the demand for new and complicated features, embedded systems are becoming more and more difficult to design and verify. Even if the design of a system is verified, how to guarantee the consistency between the design and its implementation remains a big issue. As a solution, we propose a framew...
Saved in:
Main Authors: | LIN, Shang-Wei, LIU, Yang, HSIUNG, Pao-Ann, SUN, Jun, DONG, Jin Song |
---|---|
Format: | text |
Language: | English |
Published: |
Institutional Knowledge at Singapore Management University
2012
|
Subjects: | |
Online Access: | https://ink.library.smu.edu.sg/sis_research/5021 https://ink.library.smu.edu.sg/context/sis_research/article/6024/viewcontent/automatic.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Singapore Management University |
Language: | English |
Similar Items
-
Verification of orchestration systems using compositional partial order reduction
by: TAN, Tian Huat, et al.
Published: (2011) -
Verifying stateful timed CSP using implicit clocks and zone abstraction
by: SUN, Jun, et al.
Published: (2009) -
An analytical and experimental comparison of CSP extensions and tools
by: SHI, Ling, et al.
Published: (2012) -
More anti-chain based refinement checking
by: WANG, Ting, et al.
Published: (2012) -
PAT: Towards flexible verification under fairness
by: SUN, Jun, et al.
Published: (2009)