Symbolic model-checking of stateful timed CSP using BDD and digitization
Stateful Timed CSP has been recently proposed to model (and verify) hierarchical real-time systems. It is an expressive modeling language which combines data structure/operations, complicated control flows (modeled using compositional process operators adopted from Timed CSP), and real-time requirem...
Saved in:
Main Authors: | , , , |
---|---|
Format: | text |
Language: | English |
Published: |
Institutional Knowledge at Singapore Management University
2012
|
Subjects: | |
Online Access: | https://ink.library.smu.edu.sg/sis_research/5024 https://ink.library.smu.edu.sg/context/sis_research/article/6027/viewcontent/symbolic.pdf |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Institution: | Singapore Management University |
Language: | English |
id |
sg-smu-ink.sis_research-6027 |
---|---|
record_format |
dspace |
spelling |
sg-smu-ink.sis_research-60272020-03-12T09:03:19Z Symbolic model-checking of stateful timed CSP using BDD and digitization NGUYEN, Truong Khanh SUN, Jun LIU, Yang DONG, Jin Song Stateful Timed CSP has been recently proposed to model (and verify) hierarchical real-time systems. It is an expressive modeling language which combines data structure/operations, complicated control flows (modeled using compositional process operators adopted from Timed CSP), and real-time requirements like deadline and within. It has been shown that Stateful Timed CSP is equivalent to closed timed automata with silent transitions, which implies that the timing constraints of Stateful Timed CSP can be captured using explicit tick events, through digitization. In order to tackle the state space explosion problem, we develop a BDD-based symbolic model checking approach to verify Stateful Timed CSP models. Due to the rich language features, BDD-based system encoding and verification is highly nontrivial. In this work, we show how to systematically encode Stateful Timed CSP models in BDD. Our approach consists of two steps. The first step is to identify maximum primitive components of a given system and then generate finite state machines (FSMs) from them, applying a set of symbolic firing rules. These FSMs are then encoded in the standard way. The second step is to compose the encoded components using a set of BDD-based compositional functions. The proposed method has been implemented in the PAT model checker. It supports properties like reachability, linear temporal logic, etc. The effectiveness of our technique is evaluated with benchmark systems. 2012-12-11T08:00:00Z text application/pdf https://ink.library.smu.edu.sg/sis_research/5024 info:doi/10.1007/978-3-642-34281-3_28 https://ink.library.smu.edu.sg/context/sis_research/article/6027/viewcontent/symbolic.pdf http://creativecommons.org/licenses/by-nc-nd/4.0/ Research Collection School Of Computing and Information Systems eng Institutional Knowledge at Singapore Management University Model Check Compositional Function Linear Temporal Logic Model Check Algorithm State Space Explosion Programming Languages and Compilers Software Engineering |
institution |
Singapore Management University |
building |
SMU Libraries |
continent |
Asia |
country |
Singapore Singapore |
content_provider |
SMU Libraries |
collection |
InK@SMU |
language |
English |
topic |
Model Check Compositional Function Linear Temporal Logic Model Check Algorithm State Space Explosion Programming Languages and Compilers Software Engineering |
spellingShingle |
Model Check Compositional Function Linear Temporal Logic Model Check Algorithm State Space Explosion Programming Languages and Compilers Software Engineering NGUYEN, Truong Khanh SUN, Jun LIU, Yang DONG, Jin Song Symbolic model-checking of stateful timed CSP using BDD and digitization |
description |
Stateful Timed CSP has been recently proposed to model (and verify) hierarchical real-time systems. It is an expressive modeling language which combines data structure/operations, complicated control flows (modeled using compositional process operators adopted from Timed CSP), and real-time requirements like deadline and within. It has been shown that Stateful Timed CSP is equivalent to closed timed automata with silent transitions, which implies that the timing constraints of Stateful Timed CSP can be captured using explicit tick events, through digitization. In order to tackle the state space explosion problem, we develop a BDD-based symbolic model checking approach to verify Stateful Timed CSP models. Due to the rich language features, BDD-based system encoding and verification is highly nontrivial. In this work, we show how to systematically encode Stateful Timed CSP models in BDD. Our approach consists of two steps. The first step is to identify maximum primitive components of a given system and then generate finite state machines (FSMs) from them, applying a set of symbolic firing rules. These FSMs are then encoded in the standard way. The second step is to compose the encoded components using a set of BDD-based compositional functions. The proposed method has been implemented in the PAT model checker. It supports properties like reachability, linear temporal logic, etc. The effectiveness of our technique is evaluated with benchmark systems. |
format |
text |
author |
NGUYEN, Truong Khanh SUN, Jun LIU, Yang DONG, Jin Song |
author_facet |
NGUYEN, Truong Khanh SUN, Jun LIU, Yang DONG, Jin Song |
author_sort |
NGUYEN, Truong Khanh |
title |
Symbolic model-checking of stateful timed CSP using BDD and digitization |
title_short |
Symbolic model-checking of stateful timed CSP using BDD and digitization |
title_full |
Symbolic model-checking of stateful timed CSP using BDD and digitization |
title_fullStr |
Symbolic model-checking of stateful timed CSP using BDD and digitization |
title_full_unstemmed |
Symbolic model-checking of stateful timed CSP using BDD and digitization |
title_sort |
symbolic model-checking of stateful timed csp using bdd and digitization |
publisher |
Institutional Knowledge at Singapore Management University |
publishDate |
2012 |
url |
https://ink.library.smu.edu.sg/sis_research/5024 https://ink.library.smu.edu.sg/context/sis_research/article/6027/viewcontent/symbolic.pdf |
_version_ |
1770575192572035072 |